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Abstract
Reversible or information-lossless circuits have applications in digital signal processing, com-
munication, computer graphics and cryptography. They are also a fundamental requirement in the
emerging field of quantum computation. We investigate the synthesis of reversible circuits that
employ a minimum number of gates and contain no redundant input-output line-pairs (tempo-
rary storage channels). We prove constructively that every even permutation can be implemented
without temporary storage using NOT, CNOT and TOFFOLI gates. We describe an algorithm
for the synthesis of optimal circuits and study the reversible functions on three wires, reporting
the distribution of circuit sizes. Finally, in an application important to quantum computing, we
synthesize oracle circuits for Grover’s search algorithm, and show a significant improvement over
a previously proposed synthesis algorithm.
∗This work was partially supported by the Undergraduate Summer Research Program at the University of Michigan
and by the DARPA QuIST program. The views and conclusions contained herein are those of the authors and should not
be interpreted as necessarily representing official policies or endorsements, either expressed or implied, of the Defense
Advanced Research Projects Agency (DARPA) or the U.S. Government.
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1 Introduction
In most computing tasks, the number of output bits is relatively small compared to the number of
input bits. For example, in a decision problem, the output is only one bit (yes or no) and the input
can be as large as desired. However, computational tasks in digital signal processing, communica-
tion, computer graphics, and cryptography require that all of the information encoded in the input
be preserved in the output. Some of those tasks are important enough to justify adding new mi-
croprocessor instructions to the HP PA-RISC (MAX and MAX-2), Sun SPARC (VIS), PowerPC
(AltiVec), IA-32 and IA-64 (MMX) instruction sets [18, 13]. In particular, new bit-permutation
instructions were shown to vastly improve performance of several standard algorithms, including
matrix transposition and DES, as well as two recent cryptographic algorithms Twofish and Serpent
[13]. Bit permutations are a special case of reversible functions, that is, functions that permute
the set of possible input values. For example, the butterfly operation (x,y) → (x + y,x− y) is
reversible but is not a bit permutation. It is a key element of Fast Fourier Transform algorithms
and has been used in application-specific Xtensa processors from Tensilica. One might expect
to get further speed-ups by adding instructions to allow computation of an arbitrary reversible
function. The problem of chaining such instructions together provides one motivation for study-
ing reversible computation and reversible logic circuits, that is, logic circuits composed of gates
computing reversible functions.
Reversible circuits are also interesting because the loss of information associated with irre-
versibility implies energy loss [2]. Younis and Knight [22] showed that some reversible circuits
can be made asymptotically energy-lossless as their delay is allowed to grow arbitrarily large.
Currently, energy losses due to irreversibility are dwarfed by the overall power dissipation, but
this may change if power dissipation improves. In particular, reversibility is important for nan-
otechnologies where switching devices with gain are difficult to build.
Finally, reversible circuits can be viewed as a special case of quantum circuits because quan-
tum evolution must be reversible [14]. Classical (non-quantum) reversible gates are subject to the
same “circuit rules,” whether they operate on classical bits or quantum states. In fact, popular
universal gate libraries for quantum computation often contain as subsets universal gate libraries
for classical reversible computation. While the speed-ups which make quantum computing at-
tractive are not available without purely quantum gates, logic synthesis for classical reversible
circuits is a first step toward synthesis of quantum circuits. Moreover, algorithms for quantum
communications and cryptography often do not have classical counterparts because they act on
quantum states, even if their action in a given computational basis corresponds to classical re-
versible functions on bit-strings. Another connection between classical and quantum computing
comes from Grover’s quantum search algorithm [6]. Circuits for Grover’s algorithm contain large
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parts consisting of NOT, CNOT and TOFFOLI gates only [14].
We review existing work on classical reversible circuits. Toffoli [20] gives constructions for an
arbitrary reversible or irreversible function in terms of a certain gate library. However, his method
makes use of a large number of temporary storage channels, i.e. input-output wire-pairs other
than those on which the function is computed (also known as ancilla bits). Sasao and Kinoshita
show that any conservative function ( f (x) is conservative if x and f (x) always contain the same
number of 1s in their binary expansions) has an implementation with only three temporary storage
channels using a certain fixed library of conservative gates, although no explicit construction is
given [16]. Kerntopf uses exhaustive search methods to examine small-scale synthesis problems
and related theoretical questions about reversible circuit synthesis [9]. There has also been much
recent work on synthesizing reversible circuits that implement non-reversible Boolean functions
on some of their outputs, with the goal of providing the quantum phase shift operators needed by
Grover’s quantum search algorithm [8, 12, 21]. Some work on local optimization of such circuits
via equivalences has also been done [12, 8]. In a different direction, group theory has recently
been employed as a tool to analyze reversible logic gates [19] and investigate generators of the
group of reversible gates [5].
Our work pursues synthesis of optimal reversible circuits which can be implemented without
temporary storage channels. In Section 3, we show by explicit construction that any reversible
function which performs an even permutation on the input values can be synthesized using the
CNTS (CNOT, NOT, TOFFOLI, and SWAP) gate library and no temporary storage. An arbitrary
(possibly odd) permutation requires at most one channel of temporary storage for implementation.
By examining circuit equivalences among generalized CNOT gates, we derive a canonical form
for CNT-circuits. In Section 4 we present synthesis algorithms for implementing any reversible
function by an optimal circuit with gates from an arbitrary gate library. Besides branch-and-
bound, we use a dynamic programming technique that exploits reversibility. While we use gate
count as our cost function throughout, this method allows for many different cost functions to be
used. Applications to quantum computing are examined in Section 5.
2 Background
In conventional (irreversible) circuit synthesis, one typically starts with a universal gate library
and some specification of a Boolean function. The goal is to find a logic circuit that implements
the Boolean function and minimizes a given cost metric, e.g., the number of gates or the circuit
depth. At a high level, reversible circuit synthesis is just a special case in which no fanout is
allowed and all gates must be reversible.
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2.1 Reversible Gates and Circuits
Definition 1 A gate is reversible if the (Boolean) function it computes is bijective.
If arbitrary signals are allowed on the inputs, a necessary condition for reversibility is that the
gate have the same number of input and output wires. If it has k input and output wires, it is called
a k× k gate, or a gate on k wires. We will think of the mth input wire and the mth output wire
as really being the same wire. Many gates satisfying these conditions have been examined in the
literature [15]. We will consider a specific set defined by Toffoli [20].
Definition 2 A k-CNOT is a (k+ 1)× (k+ 1) gate. It leaves the first k inputs unchanged, and
inverts the last iff all others are 1. The unchanged lines are referred to as control lines.
Clearly the k-CNOT gates are all reversible. The first three of these have special names. The 0-
CNOT is just an inverter or NOT gate, and is denoted by N. It performs the operation (x)→ (x⊕1),
where ⊕ denotes XOR. The 1-CNOT, which performs the operation (y,x)→ (y,x⊕ y) is referred
to as a Controlled-NOT [7], or CNOT (C). The 2-CNOT is normally called a TOFFOLI (T) gate,
and performs the operation (z,y,x)→ (z,y,x⊕ yz). We will also be using another reversible gate,
called the SWAP (S) gate. It is a 2× 2 gate which exchanges the inputs; that is, (x,y)→ (y,x).
One reason for choosing these particular gates is that they appear often in the quantum computing
context, where no physical “wires” exist, and swapping two values requires non-trivial effort.
[14]. We will be working with circuits from a given, limited-gate library. Usually, this will be the
CNTS gate library, consisting of the CNOT, NOT, and TOFFOLI, and SWAP gates.
Definition 3 A well-formed reversible logic circuit is an acyclic combinational logic circuit in
which all gates are reversible, and are interconnected without fanout.
As with reversible gates, a reversible circuit has the same number of input and output wires;
again we will call a reversible circuit with n inputs an n× n circuit, or a circuit on n wires. We
draw reversible circuits as arrays of horizontal lines representing wires. Gates are represented
by vertically-oriented symbols. For example, in Figure 1, we see a reversible circuit drawn in
the notation introduced by Feynman [7]. The ⊕ symbols represent inverters and the • symbols
z z’ 
x
y
x’ 
y’ 
Figure 1: 3×3 reversible circuit with two T gates and two N gates.
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x y z x′ y′ z′
0 0 0 0 0 0
0 0 1 0 0 1
0 1 0 0 1 1
0 1 1 0 1 0
1 0 0 1 0 0
1 0 1 1 0 1
1 1 0 1 1 1
1 1 1 1 1 0
Figure 2: Truth table for the circuit in Figure 1.
represent controls. A vertical line connecting a control to an inverter means that the inverter is
only applied if the wire on which the control is set carries a 1 signal. Thus, the gates used are,
from left to right, TOFFOLI, NOT, TOFFOLI, and NOT.
Since we will be dealing only with bijective functions, i.e., permutations, we represent them
using the cycle notation where a permutation is represented by disjoint cycles of variables. For
example, the truth table in Figure 2 is represented by (2,3)(6,7) because the corresponding func-
tion swaps 010 (2) and 011 (3), and 110 (6) and 111 (7). The set of all permutations of n indices
is denoted Sn, so the set of bijective functions with n binary inputs is S2n . We will call (2,3)(6,7)
CNT-constructible since it can be computed by a circuit with gates from the CNT gate library.
More generally:
Definition 4 Let L be a (reversible) gate library. An L-circuit is a circuit composed only of gates
from L. A permutation pi ∈ S2n is L-constructible if it can be computed by an n×n L-circuit.
Figure 3a indicates that the circuit in Figure 1a is equivalent to one consisting of a single C
gate. Pairs of circuits computing the same function are very useful, since we can substitute one
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Figure 3: Reversible circuit equivalences: (a) T 31,2 ·N1 ·T 31,2 ·N1 =C32 , (b) C23 ·C32 ·C23 = S2,3; subscripts
identify “control bits” while superscripts identify bits whose values actually change.
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Figure 4: Circuit C with n− k wires Y of temporary storage.
for the other. On the right, we see similarly that three C gates can be used to replace the S gate
appearing in the middle circuit of Figure 3b. If allowed by the physical implementation, the S gate
may itself be replaced with a wire swap. This, however, is not possible in some forms of quantum
computation [14]. Figure 3 therefore shows us that the C and S gates in the CNTS gate library
can be removed without losing computational power. We will still use the CNTS gate library in
synthesis to reduce gate counts and potentially speed up synthesis. This is motivated by Figure 3,
which shows how to replace four gates with one C gate, and thus up to 12 gates with one S gate.
Figure 4 illustrates the meaning of “temporary storage” [20]. The top n−k lines transfer n−k
signals, collectively designated Y , to the corresponding wires on the other side of the circuit. The
signals Y are arbitrary, in the sense that the circuit K must assume nothing about them to make its
computation. Therefore, the output on the bottom k wires must be only a function of their input
values X and not of the “ancilla” bits Y , hence the bottom output is denoted f (X). While the
signals Y must leave the circuit holding the same values they entered it with, their values may be
changed during the computation as long as they are restored by the end. These wires usually serve
as an essential workspace for computing f (X). An example of this can be found in Figure 3a: the
C gate on the right needs two wires, but if we simulate it with two N gates and two T gates, we
need a third wire. The signal applied to the top wire emerges unaltered.
Definition 5 Let L be a reversible gate library. Then L is universal if for all k and all permutations
pi ∈ S2k , there exists some l such that some L-constructible circuit computes pi using l wires of
temporary storage.
The concept of universality differs in the reversible and irreversible cases in two important
ways. First, we do not allow ourselves access to constant signals during the computation, and
second, we synthesize whole permutations rather than just functions with one output bit.
2.2 Prior Work
It is a result of Toffoli’s that the CNT gate library is universal; he also showed that one can bound
the amount of temporary storage required to compute a permutation in S2n by n− 3. Indeed,
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much of the reversible and quantum circuit literature allows the presence of polynomially many
temporary storage bits for circuit synthesis. Given that qubits are a severely limited resource in
current implementation technologies, this may not be a realistic assumption. We are therefore
interested in trying to synthesize permutations using no extra storage. To illustrate the limitations
this puts on the set of computable permutations, suppose we restrict ourselves to the C gate library.
The following results are well-known in the quantum circuits literature [15, 3]. We provide proofs
both for completeness, and to accustom the reader to techniques we will require later.
Definition 6 A function f : {0,1}n →{0,1}m is linear iff f (x⊕y)= f (x)⊕ f (y), where⊕ denotes
bitwise XOR.
This is just the usual definition of linearity where we think of {0,1}n as a vector space over
the two-element field F2. In our work n = m because of reversibility. Thus, f can be thought of
as a square matrix over F2. The composition of two linear functions is a linear function.
Lemma 7 [3] Every C-constructible permutation computes an invertible linear transformation.
Moreover, every invertible linear transformation is computable by a C-constructible circuit. No
C-circuit requires more than n2 gates.
Proof: To show that all C-circuits are linear, it suffices to prove that each C gate computes a
linear transformation. Indeed, C(x1 ⊕ y1,x2 ⊕ y2) = (x1 ⊕ y1,x1 ⊕ y1 ⊕ x2 ⊕ y2) = (x1,x1 ⊕ y1)⊕
(x2,x2 ⊕ y2) = C(x1,y1)⊕C(x2,y2). In the basis 10 . . .0, 01 . . .0, . . ., 0 . . .01, a C gate with the
control on the i-th wire and the inverter on the j-th applied to an arbitrary vector will add the
i-th entry to the j-th. Thus, the matrices corresponding to individual C gates account for all the
elementary row-addition matrices. Any invertible matrix in GL(F2) can be written as a product
of these. Thus, any invertible linear transformation can be computed by a C-circuit. Finally, any
matrix over F2 may be row-reduced to the identity using fewer than n2 row operations.
One might ask how inefficient the row reduction algorithm is in synthesizing C-circuits. A
counting argument can be used to find asymptotic lower bounds on the longest circuits [17].
Lemma 8 Let L be a gate library; let Kn ⊂ S2n be the set of L-constructible permutations on n
wires, and let ki be the cardinality of Ki. Then the longest gate-minimal L-circuit on n wires has
more than logkn/ log b gates, where b is the number of one-gate circuits on n wires. b = poly(n),
so for large n, worst-case circuits have length Ω(logkn/ log n).
Proof: Suppose the longest gate-minimal L-circuit has x−1 gates. Then every permutation in Kn
is computed by an L-circuit of at most x−1 gates. The number of such circuits is ∑x−1i=1 bi =< bx.
Therefore, kn < bx, and it follows that x > logkn/ log b.
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Figure 5: Optimal C-circuits for C-constructible permutations on 2 wires.
Finally, let G be a gate in L with the largest number of inputs, say p. Then, on n wires, there
are at most n(n−1) . . . (n− p+1) < np ways to make a 1-gate circuit using G. If L has q gates in
total, then b≤ qnp = poly(n). Hence, x > logkn/(p log n+ logq) = Ω(log kn/ logn).
We now need to count the number of C-constructible permutations. On two wires, there are
six, corresponding to the six circuits in Figure 5.
Corollary 9 [17] S2n has ∏n−1i=0 (2n−2i) C-constructible permutations. Therefore, worst-case C-
circuits require Ω(n2/ log n) gates.
Proof: A linear mapping is fully defined by its values on basis vectors. There are 2n−1 ways of
mapping the 2n-bit string 10...0. Once we have fixed its image, there are 2n−2 ways of mapping
010...0, and so on. Each basis bit-string cannot map to the subspace spanned by the previous bit-
strings. There are 2n−2i choices for the i-th basis bit-string. Once all basis bit-strings are mapped,
the mapping of the rest is specified by linearity. The number of C-constructible permutations on
n wires is greater than 2n2/2. By Lemma 8, worst-case C-circuits require Ω(n2/ logn) gates.
Let us return to CNT-constructible permutations. A result similar to Lemma 7 requires:
Definition 10 A permutation is called even if it can be written as the product of an even number
of transpositions. The set of even permutations in Sn is denoted An.
It is well-known that if a permutation can be written as the product of an even number of
transpositions, then it may not be written as the product of an odd number of transpositions.
Moreover, half the permutations in Sn are even for n > 1.
Lemma 11 [20] Any n×n circuit with no n×n gates computes an even permutation.
Proof: It suffices to prove this for a circuit consisting of only one gate, as the product of even
permutations is even. Let G be a gate in an n× n circuit. By hypothesis, G is not n× n, so there
must be at least one wire which is unaffected by G. Without loss of generality, let this be the
high-order wire. Then 2n−1⊕G(k) = G(2n−1⊕k), and k < 2n−1 implies G(k)< 2n−1. Thus every
cycle in the cycle decomposition of G appears in duplicate: once with numbers less than 2n−1,
and once with the corresponding numbers with their high order bits set to one. But these cycles
have the same length, and so their product is an even permutation. Therefore, G is the product of
even permutations, and hence is even.
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To illustrate this result, consider the following example. A 2×2 circuit consisting of a single
S gate performs the permutation (1,2), as the inputs 01 and 10 are interchanged, and the inputs 00
and 11 remain fixed. This permutation consists of one transposition, and is therefore odd. On the
other hand, in a 3× 3 circuit, one can check that a swap gate on the bottom two wires performs
the permutation (1,2)(5,6), which is even.
3 Theoretical Results
Since the CNTS gate library contains no gates of size greater than three, Lemma 11 implies that
every CNTS-constructible (without temporary storage) permutation is even for n ≥ 4. The main
result of this section is that the converse is also true.
Theorem 12 Every even permutation is CNT-constructible.
Before beginning the proof, we offer the following two corollaries. These give a way to syn-
thesize circuits computing odd permutations using temporary storage, and also extend Theorem
12 to an arbitrary universal gate library.
Corollary 13 Every permutation, even or odd, may be computed in a CNT-circuit with at most
one wire of temporary storage.
Proof: Suppose we have an n×n gate G computing pi∈ S2n , and we place it on the bottom n wires
of an (n+ 1)× (n+ 1) reversible circuit; let p˜i be the permutation computed by this new circuit.
Then by Lemma 11, p˜i is even. By Theorem 12, p˜i is CNT-constructible. Let C be a CNT-circuit
computing p˜i. C computes pi with one line of temporary storage.
Corollary 14 For any universal gate library L and sufficiently large n, permutations in A2n are
L-constructible, and those in S2n are realizable with at most one wire of temporary storage.
Proof: Since L is universal, there is some number k such that we can compute the permutations
corresponding to the NOT, CNOT, and TOFFOLI gates using a total of k wires. Let n > k, and let
pi ∈ A2n . By Theorem 12, we can find a CNT-circuit C computing pi, and can replace every N, C,
or T gate with a circuit computing it. The second claim follows similarly from Theorem 12 and
Corollary 13.
To prove Theorem 12, we begin by asking which permutations are C-constructible, N-constructible,
and T-constructible. The first of these questions was answered in Section 2. We now summarize
the properties of N-constructible permutations. In what follows, ⊕ denotes bitwise XOR.
Definition 15 Given an integer i, we denote by N i the circuit formed by placing an N gate on
every wire corresponding to a 1 in the binary expansion of i.
9
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Figure 6: Circuits Ni for i < 8. The superscript is interpreted as a binary
number, whose non-zero bits correspond to the location of inverters.
We will use N i to signify both the circuit described above, and the permutation which this
circuit computes. Technically, the latter is not uniquely determined by the N i notation, but also
depends on the number n of wires in the circuit; however, n will always be clear from context.
The N i notation is illustrated for the case of three wires in Figure 6.
Lemma 16 Let pi ∈ S2n be N-constructible. There exists an i such that pi(x) = x⊕ i. Moreover, the
gate-minimal circuit for pi is N i. There are 2n N-constructible permutations in S2n .
Proof: Clearly, N i computes the permutation pi(x) = x⊕ i. It now suffices to show that an arbitrary
N-circuit may be reduced to one of the N i circuits. Any pair of consecutive N gates on the same
wire may be removed without changing the permutation computed by the circuit. Applying this
transformation until no more gates can be removed must leave a circuit with at most one N gate
per wire; that is, a circuit of the form N i.
3.1 T-Constructible Permutations
Characterizing the T-constructible permutations is more difficult. We will begin by extending the
N i notation defined above.
Definition 17 Let Nh be an N-circuit as defined above. Let k be an integer such that the bitwise
Boolean product hk = 0. Let there be p 1s in the binary expansion of h, and q in the binary
expansion of k. Define Nhk to be the reversible circuit composed of p q-CNOT gates, with control
bits on the wires specified by the binary expansion of k, and inverters as specified by the binary
expansion of h. Nhk performs Nh iff the wires specified by k have the value 1.
In a 3×3 circuit, there are 3 possible T gates, namely N16 , N25 , and N43 . They compute the per-
mutations (6,7),(5,7),(3,7) respectively. By composing these three transpositions in all possible
ways, we may form all 24 permutations of 3,5,6,7. These are precisely the non-negative integers
less than 8 which are not of the form 0 or 2i. Clearly, no T gate can affect an input with fewer
than two 1s in its binary expansion.
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Lemma 18 Every T-circuit fixes 0 and 2i for all i.
For k× k T-circuits, k > 3, there is an added restriction. As T gates are 3×3, there can be no
k× k gates in the circuit, so by Lemma 11, the circuit must compute an even permutation. On the
other hand, we will show that these are the only restrictions on T-constructible permutations. We
will do this by choosing an arbitrary even permutation, and then giving an explicit construction
of a circuit which computes it using no temporary storage. The first step is to decompose the
permutation into a product of pairs of disjoint transpositions.
Lemma 19 For n > 4, any even permutation in Sn may be written as the product of pairs of dis-
joint transpositions. If a permutation pi moves k indices, it may be decomposed into no more than
k+1
2 pairs of transpositions.
Proof: By a pair of disjoint transpositions, we mean something of the form (a,b)(c,d) where
a,b,c,d are distinct. For k ≥ 3, (x0,x1, . . . ,xk) = (x0,x1)(xk−1,xk)(x0,x2,x3, . . . ,xk−1). Now
(x0,x1)(xk−1,xk) are disjoint, iteratively applying this decomposition process will convert an arbi-
trary cycle into a product of pairs of disjoint transpositions possibly followed by a single transpo-
sition, a 3-cycle or both.
Consider an arbitrary permutation pi = c0c1 . . .ck, where c0 . . .ck are the disjoint cycles in
its cycle decomposition. As shown above, we may rewrite this as pi = κ1 . . .κmτ1 . . .τpσ1 . . .σq,
where the κi are pairs of disjoint transpositions, the τi are transpositions, and the σi are 3-cycles.
As the τi come from pairwise disjoint cycles, they must in turn be pairwise disjoint. Moreover,
there must be an even number of them as pi was assumed to be even, and the κi and σi are all
even. Pairing up the τi arbitrarily leaves an expression of the form κ1 . . .κm+ p2 σ1 . . .σq. Again, the
σi are pairwise disjoint. Note that (a,b,c)(d,e, f ) = [(a,b)(d,e)][(a,c)(d, f )]; we may therefore
rewrite any pair of disjoint 3-cycles as two pairs of disjoint transpositions. Iterating this process
leaves at most one 3-cycle, (x,y,z). Since we are working in An for n > 4, there are at least two
other indices, v,w. Using these, we have (x,y,z) = [(x,y)(v,w)][(v,w)(x,z)].
A careful count of transposition pairs gives the bound k+12 in the statement of the lemma. This
bound is tight in the case of a permutation consisting of a single 4n+3 cycle.
By Lemma 19, it suffices to show that we may construct a circuit for an arbitrary disjoint
transposition pair. We begin with an important special case. On n wires, a N12k−4 gate computes
the permutation κ0 = (2n − 4,2n − 3)(2n − 2,2n − 1), which may be implemented by 8(n− 5) T
gates [1, Corollary 7.4].
Lemma 20 On n wires, the permutation κ0 = (2n−4,2n−3)(2n−2,2n−1) is T-constructible.
Consider now an arbitrary disjoint transposition pair, κ = (a,b)(c,d). Given a permutation pi
with the property pi(a) = 2n−4, pi(b) = 2n−3, pi(c) = 2n−2, pi(d) = 2n−1, we have κ = piκ0pi−1,
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where κ0 is the permutation in Lemma 20. We have a circuit which computes κ0. Given a circuit
that computes pi, we may obtain a circuit computing pi−1 by reversing it. We now construct a
circuit computing pi.
Lemma 21 Suppose n > 3, and 0≤ a,b,c,d < 2n. Further suppose that none of a,b,c,d is 0, or
of the form 2i. Then there exists a T-constructible permutation pi with the property pi(a) = 2n−1,
pi(b) = 2n − 2, pi(c) = 2n − 3, pi(d) = 2n − 4, computable by a circuit of no more than 5n− 2 T
gates.
Proof: To simplify notation, set M = 2n−1 and m = n− 1. Now, we construct pi in five stages.
First, we build a permutation pia such that pia(a) = M+4. Then, we build pib such that pib◦pia(b) =
M + 1, and pib(M + 4) = M + 4. Similarly, pic will fix M + 1 and M + 4, while pic ◦pib ◦pia(c) =
M +2, and pid will fix M+1, M +2, M +4 while pid ◦pic ◦pib ◦pia(d) = M +7. Finally, we build
a circuit that maps M+4 7→ 2M−4, M+1 7→ 2M−3, M+2 7→ 2M−2, and M+7 7→ 2M−1.
By hypothesis, a is not 0 or of the form 2i. This means that a has at least two 1s in its binary
expansion, say in positions ha and ka. Apply T gates with controls on positions ha and ka to set
the second and mth bits. More precisely, let za = 2ha +2ka , apply a NMza iff a has a 0 in the (n−1)st
bit and N4za iff a has a 0 in the 2nd bit. Now, apply T gates with the controls on the mth and 2nd
bits to set the remaining bits to 0. Let pia be the permutation computed by the circuit given above.
pia(b) must again have two nonzero bits in its binary expansion; since b 6= a implies pia(b) 6=
pia(a), some nonzero bit of pia(b) lies on neither the mth nor the 2nd wire. Controlling by this and
another bit, use the techniques of the previous paragraph to build a circuit taking pia(b)→ M+1.
By construction, this fixes M+4; let the permutation computed by this circuit be pib.
Consider now the nonzero bits of c′= pib◦pia(c). Again, since a,b 6= c, we have M+4,M+1 6=
c′. Therefore, there must be at least one bit in which c′ differs from M +4. This bit could be the
mth or the second bit, and c′ could have a zero in this position. However, as c′ is guaranteed
to have at least 2 non-zero bits, there must be some other bit which is 1 in c′ and 0 in M + 4.
Similarly, there must be some bit which is 1 in c′ and 0 in M + 1. Controlling by these two bits
(or, if they are the same bit, by this bit and any other bit which is 1 in c′), we may use the above
method to set c′ → M+2.
Next, consider the nonzero bits of d′ = pic ◦ pib ◦ pia(d). First, suppose there are two which
are not on the mth wire. Controlling by these can take d′ → M + 7 without affecting any of the
other values, as none of M + 1,M + 2,M + 4 have 1s in both these positions. If there are no two
1s in the binary expansion of d′ which both lie off the mth wire, there can be at most two 1s in
the binary expansion, one of which lies on the mth wire. Since a,b,c 6= d, the second must lie on
some wire which is not the 0th, 1st, or 2nd; in this case we may again control by these two bits to
take d′→ M+7 without affecting other values.
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Finally, apply N4M+1 and N4M+2 gates, and then a N
M−8
M+4 circuit. The reader may verify that this
completes stage 5. Each of the first 4 stages takes at most n T gates, as we flip at most n bits in
each. The final stage uses exactly n−2 T gates.
We now have a key result to prove.
Theorem 22 Every T-constructible permutation in S2n fixes 0 and 2i for all i, and is even if n >
3. Conversely, every permutation of this form is T-constructible. A T-constructible permutation
which moves s indices requires at most 3(s + 1)(3n− 7) T gates. There are 12(2n − n− 1)! T-
constructible permutations in S2n .
Proof: We have already dealt with the case n = 3; hence suppose n > 3. The first statement
follows directly from Lemmas 11 and 18. Now let pi ∈ S2n be an arbitrary even permutation fixing
0, 2i. Use the method of Lemma 19 to decompose pi into pairs of disjoint transpositions which
fix 0, 2i. We are justified in using Lemma 19 because, for n > 3, there are at least five numbers
between 0 and 2n−1 which are not of the form 0 or 2i. Finally, using the circuits implied by
Lemmas 20 and 21, we may construct circuits for each of these transposition pairs. Chaining
these circuits together gives a circuit for the permutation pi. Collecting the length bounds of the
various lemmas cited gives the length bound in the theorem. The final claim then follows.
3.2 Circuit Equivalences
Given a (possibly long) reversible circuit to perform a specified task, one approach to reducing
the circuit size is to perform local optimizations using circuit equivalences. The idea is to find
subcircuits amenable to reduction. This direction is pursued in a paper by Iwama et al. [8], which
examines circuit transformation rules for generalized-CNOT circuits which only alter one bit of
the circuit. In their scenario, other bits may be altered during computation, so long as they are
returned to their initial state by the end of the computation. We present a more general framework
for deriving equivalences, from which many of the equivalences from [8] follow as special cases.
First, let us introduce notation to better deal with control bits.
Definition 23 Let Gi be a reversible gate that only affects wires corresponding to the 1s in the
binary expansion of i (as in an N i gate). Let the bitwise Boolean product i · j = 0. Then define
Vj(Gi) as the gate which computes Gi iff the wires specified by j all carry a 1.
In particular, Vj(N i) = N ij, and VkVj(Gi) = Vk+ j(Gi). Addition, multiplication, etc., of lower
indices will always be taken to be bitwise Boolean, with +, ·, ⊕ representing OR, AND, and XOR
respectively. We denote the bitwise complement of x as x.
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Lemma 24 Let K be an n×n reversible circuit such that K(0x1 . . .xn−1) = (0x1 . . .xn−1), and let
f : Bn−1 → Bn−1 be the function defined by K(1x1 . . .xn−1) = (1 f (x1 . . .xn−1)). Then f is a well-
defined permutation in S2n−1 , and if F is a circuit computing f , then V1(F)≡ K.
Proof: K, by hypothesis, permutes the inputs with a leading 0 amongst themselves. By reversibil-
ity, it must permute inputs with a leading 1 amongst themselves as well.
Definition 25 The commutator of permutations P and Q, denoted [P,Q], is PQP−1Q−1.
The commutator concept is useful for moving gates past each other since PQ = [P,Q]QP.
Moreover, it has reasonable properties with respect to control bits as the following result indicates.
Corollary 26 [Vh(Gi),Vk(H j)] =V(h+k)·(i+ j)([Vh· j(Gi),Vk·i(H j)])
Proof: The corollary provides a circuit equivalent to the commutator of two given gates with
arbitrary control bits. Namely, such a circuit can be constructed in two steps. First, identify wires
which act as control for one gate but are not touched by the other gate. Second, connect the latter
gate to every such wire so that the wire controls the gate.
By induction, it suffices to show that this procedure can be done to one such wire. Without loss
of generality, suppose control bits and only control bits appear on the first wire. Then the input
to this wire goes through the circuit unchanged. At least one of the two gates whose commutator
is being computed must, by hypothesis, be controlled by the first wire. Therefore, on an input of
zero to the first wire, this gate (and therefore its inverse) leaves all signals unchanged. Since the
other gate appears along with its inverse, the whole circuit leaves the input unchanged. Our result
now follows from Lemma 24.
If we are computing the commutator of generalized CNOT gates, then we may pick Gi,H j to
be single inverters N i,N j with i, j having only a single 1 apiece in their binary expansions. Then
we must have h · j = 0 or j, and k · i = 0 or i. The four cases are accounted for as follows:
Lemma 27 Let i, j have only a single 1 apiece in their binary expansions. Then [N i,N ji ] = N j,
[N ij,N j] = N i, [N i,N j] = 1, and [N ij,N
j
i ] = N
j
i .
Proof: As these equivalences all involve only 2-bit circuits, we may check them for i = 0, j = 1
by evaluating both sides of each equivalence on each of 4 inputs.
3.3 CT|N and C|T Constructible Permutations
While an arbitrary CNT-circuit may have the C, N, and T gates interspersed arbitrarily, we first
consider circuits in which these gates are segregated by type.
Definition 28 For any gate libraries L1 . . .Lk, a L1| . . . |Lk-circuit is an L1-circuit followed by
an L2-circuit, . . . , followed by an Lk-circuit. A permutation computed by an L1| . . . |Lk-circuit is
L1| . . . |Lk-constructible.
14
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Figure 7: Equivalences between reversible circuits used in our constructions.
A CNT-circuit with all N gates appearing at the right end is called a CT|N circuit.
Theorem 29 Let pi be CNT-constructible. Then pi is also CT|N-constructible. Moreover, pi uniquely
determines the permutations piCT and piN computed by the CT and N sub-circuits, respectively.
Proof: We move all the N gates toward the outputs of the circuit. Each box in Figure 7a indicates
a way of replacing an N|CT circuit with a CT|N circuit. The equivalences in this figure come from
Corollary 26. Moreover, every possible way for an N gate to appear to the immediate left of a
C or a T is accounted for, up to permuting the input and output wires. Now, number the non-N
gates in the circuit in a reverse topological order starting from the outputs. In particular, if two
gates appear at the same level in a circuit diagram, they must be independent, and one can order
them arbitrarily. Let d be the number of the highest-numbered gate with an N gate to its imme-
diate left. All N gates past the d-th gate G can be reordered with the G gate without introducing
new N gates on the other side of G, and without introducing new gates between the N gates and
the outputs. In any event, as there are no remaining N gates to the left of G, d decreases. This
process terminates with all the N gates are clustered together at the circuit outputs. If we always
cancel redundant pairs of N gates, then no more than two new gates will be introduced for each
non-inverter originally in the circuit; additionally, there will be at most n N gates when the process
is complete. Thus if the original circuit had l gates, then the new circuit has at most 3(l−1)+n
gates. Note that C and T gates (and hence CT-circuits) fix 0. Thus pi(0) = piN(0), so piN = Npi(0),
and piCT = piNpi(0).
Thus, if we want a CNT-circuit computing a permutation pi, we can quickly compute piN and
then simplify the problem to that of finding a CT-circuit for pipiN . By Theorem 29, we know that
a minimal-gate circuit of this form has roughly three times as many gates as the gate-minimal
circuit computing pi.
The next natural question is whether an arbitrary CT-circuit is equivalent to some T|C circuit.
The equivalences in Figure 7b suggest that the answer is yes. However, the proof of Theorem 29
requires that many N gates be able to simultaneously move past a C or T gate, while Figure 7 only
shows how to move a single C gate past a single T gate.
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Lemma 30 The permutation pi computed by a T|C-circuit determines the permutations piT and
piC computed by the sub-circuits. An even permutation is TC-constructible iff it fixes 0 and the
images of inputs of the form 2i are linearly independent over F2.
Proof: Let pi be an arbitrary permutation. If pi is T|C-constructible, then images of the inputs
2i are unaffected by the T subcircuit; by Lemma 7 they must be mapped to linearly independent
values by the C subcircuit. This mapping of basis vectors completely specifies the permutation
pic computed by the C subcircuit, and therefore also the permutation pit = pipi−1c computed by
the T subcircuit. Conversely, suppose pi is even and fixes 0, and the images of 2i are linearly
independent. Then there is some C-circuit taking the values 2i to their images under pi. Let it
compute the permutation pic; then pipi−1c fixes the values 0 and 2i by construction. Theorem 22
therefore guarantees that pipi−1c is T-constructible.
We will later use this result to show the existence of CT-constructible permutations which are
not T|C constructible.
3.4 T|C|T|N-Constructible Permutations
We are now ready to prove Theorem 12. According to Lemma 30, zero-fixing even permutations
are T|C-constructible if they map inputs of the form 2i in a certain way. This suggests that T|C-
circuits account for a relatively large fraction of such permutations.
Theorem 31 Every zero-fixing permutation in S23 and every zero-fixing even permutation in S2n
for n > 4 is T|C|T-constructible, and hence is CT-constructible. None requires more than n2 C
gates and 3(2n +n+1)(3n−7) T gates.
Proof: Let pi be any zero-fixing permutation. Note that if the images of 2i under pi were linearly
independent, Lemma 30 would imply that pi was T|C constructible. So, we will build a permuta-
tion piT with the property that the images of 2i under pipiT are linearly independent, ensuring that
pipiT is T|C-constructible. Given a T|C-circuit for pipiT and a T-circuit for piT , we can reverse the
circuit for piT and append it to the end of the T|C-circuit for pipiT to give at T|C|T-circuit for pi. All
that remains is to show we can build one such piT .
The basis vectors 2i must be mapped either to themselves, to other basis vectors, or to vectors
with at least two 1s. Let i1 . . . ik be the indices of basis vectors which are not the images of other
basis vectors, and let j1 . . . jk be the indices of basis vectors whose images have at least two 1s.
Let ¯i1 . . . ¯in−k and ¯j1 . . . ¯jn−k be the indices which are not in the im and jm respectively. Consider
the matrix Mpi in which the ith column is the binary expansion of pi(2i). We take the entries
of Mpi to be elements of F2. Our indexing system divides Mpi into four submatrices; Mpi(i, j),
Mpi(i, ¯j), Mpi(¯i, j), and Mpi(¯i, ¯j). By construction, Mpi(i, j) and Mpi(¯i, ¯j) are square, Mpi(¯i, ¯j) is a
permutation matrix, and Mpi(i, ¯j) is a zero matrix. Therefore, detMpi = detMpi(i, j), and Mpi is
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invertible iff Mpi(i, j) is. Moreover, there is an invertible linear transformation, computable by
column-reduction, which zeroes out the matrix Mpi(¯i, j) without affecting Mpi(i, j) or Mpi(¯i, ¯j). As
this transformation L is invertible, it corresponds to a permutation pix, and the matrix ML is the
matrix of images of 2i under the permutation pixpi. In particular, the columns of (ML)pi must all be
different, which implies that the columns of Mpi(i, j) must all be different. Moreover, pix is linear,
and therefore zero-fixing; hence Mpi(i, j) can have no zero columns. Taken together, these facts
imply that for k = 1,2, Mpi(i, j) is invertible, hence so is Mpi, thus pi is T|C-constructible.
Suppose k ≥ 3, and consider the family of matrices A(p) defined as follows. A(p) is a p× p
matrix with 1s on the diagonal, 1s in the first row, and 1s in the first column, except possibly in
the (1,1) entry, which is 1 iff p is odd. Row-reducing the Ai to lower triangular matrices quickly
shows that the Ai are invertible for all i. Moreover, for i ≥ 3, there is at least two 1s in every
column. Therefore, there is a T-constructible permutation piT such that MpipiT (i, j) = Ak. Thus pipiT
is T|C-constructible, and pi is T|C|T constructible.
Finally, we know from Corollary 9 that no more than n2 gates are necessary to compute piC.
At most 2n indices need be moved by piT , and no more than 2n − n− 1 can be moved by the
T-constructible part of pi. Thus by Theorem 22, we need no more than 3(2n+1)(3n−7) gates for
piT and no more than 3(2n − n)(3n− 7) gates for pi. Adding these gives the gate-count estimate
above.
Corollary 32 There exist T|C|T-constructible permutations which are not T|C-constructible.
Proof: The permutation pi = (2,6)(4,7) fixes 0 and is even, hence is T|C|T-constructible in S2n
for all n ≥ 3 by Theorem 31. However, pi(1)⊕pi(2) = 1⊕6 = 7 = pi(4), hence by Lemma 30, pi
is not T|C-constructible.
Theorem 33 Every permutation in S2n for n = 1,2,3 and every even permutation in S2n for n > 3
is T|C|T|N-constructible, and hence CNT-constructible. None requires more than n2 C gates, n N
gates, and 3(2n +n+1)(3n−7) T gates.
Proof: Let pi be any permutation; then pi′ = piNpi(0) fixes 0. For n = 1, pi′ must be the identity; for
n = 2 pi′ permutes 1,2,3, any such permutation is linear, hence pi′ is C-constructible. For n = 3,
pi′ is T|C|T-constructible; for n > 3, pi′ is T|C|T-constructible iff it is even, which happens iff pi is
even. Thus in all cases there is a T|C|T-circuit, Π′ computing pi′; then Π′Npi(0) is a T|C|T|N-circuit
computing pi.
We note that the size of a truth table for a circuit with n inputs and n outputs is n2n bits. The
synthesis procedure used in the theorems above clearly runs in time proportional to the number of
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gates in the final circuit. This is O(n2n), hence the synthesis procedure detailed in the theorems
has linear runtime in the input size.
Just as in Corollary 9, we may ask how far from optimal the foregoing construction is for long
circuits. There are 2n!/2 even permutations in S2n , and these are all CNT-constructible. Using
Stirling’s approximation, log(k!)≈ k logk, and Lemma 8 gives:
Corollary 34 Worst case CNT-circuits on n wires require Ω(n2n/ log n) gates.
So, for long CNT-circuits, the algorithm implied by Theorem 33 is asymptotically suboptimal
by, at worst, a logarithmic factor, as it produces circuits of length O(n2n). This is remarkably
similar to the result of Corollary 9, in which we found that using row reduction to build C-circuits
is asymptotically suboptimal by a logarithmic factor in the case of long C-circuits. However, even
a constant improvement in size is very desirable, and circuits for practical applications are almost
never of the worst-case type considered in Corollaries 9 and 34.
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4 Optimal Synthesis
We will now switch focus, and seek optimal realizations for permutations we know to be CNT-
constructible. A circuit is optimal if no equivalent circuit has smaller cost; in our case, the cost
function will be the number of gates in the circuit.
Lemma 35 (Property of Optimality) If B is a sub-circuit of an optimal circuit A, then B is optimal.
Proof: Suppose not. Then let B′ be a circuit with fewer gates than B, but computing the same
function. If we replace B by B′, we get another circuit A′ which computes the same function as A.
But since we have only modified B, A′ must be as much smaller than A as B′ is smaller than B. A
was assumed to be optimal, hence this is a contradiction. (Note that equivalent, optimal circuits
can have the same number of gates.)
The algorithm detailed in this section relies entirely on the property of optimality for its cor-
rectness. Therefore, any cost function for which this property holds may, in principle, be used
instead of gate count.
Lemma 35 allows us to build a library of small optimal circuits by dynamic programming
because the first m gates of an optimal (m+1)-gate circuit form an optimal subcircuit. Therefore,
to examine all optimal (m+ 1)-gate circuits, we iterate through optimal m-gate circuits and add
single gates at the end in all possible ways. We then check the resulting circuits against the library,
and eliminate any which are equivalent to a smaller circuit. In fact, instead of storing a library
of all optimal circuits, we store one optimal circuit per synthesized permutation and also store
optimal circuits of a given size together.
One way to find an optimal circuit for a given permutation pi is to generate all optimal k-gate
circuits for increasing values of k until a circuit computing pi is found. This procedure requires
Θ(2n!) memory in the worst case (n is the number of wires) and may require more memory than
is available. Therefore, we stop growing the circuit library at m-gate circuits, when hardware
limitations become an issue. The second stage of the algorithm uses the computed library of
optimal circuits and, in our implementation, starts by reading the library from a file. Since little
additional memory is available, we trade off runtime for memory.
We use a technique known as depth-first search with iterative deepening (DFID) [10]. After
a given permutation is checked against the circuit library, we seek circuits with j = m+ 1 gates
that implement this permutation. If none are found, we seek circuits with j = m+ 2 gates, etc.
This algorithm, in general, needs an additional termination condition to prevent infinite looping
for inputs which cannot be synthesized with a given gate library. For each j, we consider all
permutations optimally synthesizable in m gates. For each such permutation ρ, we multiply pi
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CIRCUIT find circ(COST, PERM)
// assumes circuit library stored in LIB
if (COST ≤ k)
// If PERM can be computed by a circuit with ≤ k gates,
// such a circuit must be in the library
return LIB[DEPTH].find(PERM)
else
// Try building the goal circuit from ≤k-gate circuits
for each C in LIB[k]
// Divide PERM by permutation computed by C
PERM2 ← PERM * INVERSE(C.perm)
// and try to synthesize the result
TEMP CCT ← find circ(depth-k,PERM2)
if (TEMP CCT != NIL) return TEMP CCT * C
// Finally, if no circuit of the desired depth can be found
return NIL
Figure 8: Finding a circuit of cost ≤COST that computes permutation PERM
(NIL returned if no such circuit exists). TEMP CCT and records in LIB represent
circuits, and include a field “perm” storing the permutation computed. The * char-
acter means both multiplication of permutations and concatenation of circuits, and
NIL*<anything>=NIL.
by ρ−1 and recursively try to synthesize the result using j−m gates. When j−m ≤ m, this
can be done by checking against the existing library. Otherwise, the recursion depth increases.
Pseudocode for this stage of our algorithm is given in Figure 8.
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Size N C T NC CT NT CNT CNTS
12 0 0 0 0 0 47 0 0
11 0 0 0 0 0 1690 0 0
10 0 0 0 0 0 8363 0 0
9 0 0 0 0 0 12237 0 0
8 0 0 0 0 6 9339 577 32
7 0 0 0 14 386 5097 10253 6817
6 0 2 0 215 1688 2262 17049 17531
5 0 24 0 474 1784 870 8921 11194
4 0 60 5 393 845 296 2780 3752
3 1 51 9 187 261 88 625 844
2 3 24 6 51 60 24 102 134
1 3 6 3 9 9 6 12 15
0 1 1 1 1 1 1 1 1
Total 8 168 24 1344 5040 40320 40320 40320
Time 1 1 1 30 215 97 40 15
Table 1: Number of permutations computable in an optimal L-circuit using a given num-
ber of gates. L ⊂ CNT S. Runtimes are in seconds for a 2GHz Pentium-4 Xeon CPU.
In addition to being more memory-efficient than straightforward dynamic programming, our
algorithm is faster than branching over all possible circuits. To quantify these improvements,
consider a library of circuits of size m or less, containing lm circuits of size m. We analyze the
efficiency of the algorithms discussed by simulating them on an input permutation of cost k. Our
algorithm requires l⌊(k−1)/m⌋m references to the circuit library. Simple branching is no better than
our algorithm with m = 1, and thus takes at least lk1 steps, which is lk1/l
⌊(k−1)/m⌋
m times more than
our algorithm. A speed-up can be expected because lm ≤ lm1 , but specific numerical values of
that expression depend on the numbers of suboptimal and redundant optimal circuits of length
m. Indeed, Table 1 lists values of lm for various subsets of the CNTS gate library and m = 3.
For example, for the NT gate library, k = 12, ⌊(k− 1)/m⌋ = 3, l1 = 6 and lm = 88. Therefore
the performance ratio is lk1/l
⌊(k−1)/m⌋
m = 612/883 ≈ 3194.2. Yet, this comparison is incomplete
because it does not account for time spent building circuit libraries. We point out that this charge
is amortized over multiple synthesis operations. In our experiments, generating a circuit library
on three wires of up to three gates (m = 3) from the CNTS gate library takes less than a minute
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on a 2-GHz Pentium-4 Xeon. Using such libraries, all of Table 1 can be generated in minutes,1
but it cannot be generated even in several hours using branching.
Let us now see what additional information we can glean from Table 1. Adding the C gate to
the NT library appears to significantly reduce circuit size, but further adding the S gate does not
help as much. To illustrate this, we show sample worst-case circuits on three wires for the NT,
CNT, and CNTS gate libraries in Figure 9.
The totals in Table 1 can be independently determined by the following arguments. Every
reversible function on three wires can be synthesized using the CNT gate library [20], and there
are 8! = 40,320 of these. All can be synthesized with the NT library because the C gate is
redundant in the CNT library; see Figure 3a. On the other hand, adding the S gate to the library
cannot decrease the number of synthesizable functions. Therefore, the totals in the NT and CNTS
columns must be 40,320 as well. On the other side of the table, the number of possible N circuits is
just 23 = 8 since there are three wires, and there can be at most one N gate per wire in an optimal
circuit (else we can cancel redundant pairs.) By Theorem 29, the number of CN-constructible
permutations should be the product of the number of N-constructible permutations and the number
of C constructible permutations, since any CN-constructible permutation can be written uniquely
as a product of an N-constructible and a C-constructible permutation. So the total in the CN
column should be the product of the totals in the C and N columns, which it is. Similarly, the total
in the CNT column should be the product of the totals in the CT and N columns; this allows one
to deduce the total number of CT-constructible permutations from values we know. Finally, we
showed that there were 24 T-constructible permutations on 3 wires in Section 3, and Corollary 9
states that the number of permutations implementable on n wires with C gates is ∏n−1i=0 (2n − 2i).
For n = 3 this yields 168 and agrees with Table 1.
We can also add to the discussion of T|C constructible circuits we began in Section 3. By
Lemma 30, the number of T|C-constructible permutations can be computed as the product of
the numbers of T-constructible and C-constructible permutations. Table 1 mentions 24 T-circuits
and 168 C-circuits on three wires. The product, 4032, is less than 5040, the number of CT
constructible permutations on three wires, as we would expect from Corollary 32.
Finally, the longest C-circuits we observed on 3, 4 and 5 wires merely permute the wires. Such
wire-permutations on n wires never require more than 3(n−1) gates. However, from Corollary 9
we know that for large n, worst-case C-circuits require Ω(n2/log(n)) gates. Identifying specific
worst-case circuits and describing families with worst-case asymptotics remains a challenge.
1Although complete statistics for all 16! 4-wire functions are beyond our reach, average synthesis times are less than
one second when the input function can be implemented with eight gates or fewer. Functions requiring nine or more gates
tend to take more than 1.5 hours to synthesize. In this case, memory constraints limit our circuit library to 4-gate circuits,
and the large jump in runtime after the 8-gate mark is due to an extra level of recursion.
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Figure 9: Worst-case L-circuits where L is NT, CNT and CNTS.
Finally, we note that while the exact runtime complexity of this algorithm is dependant on
characteristics of the gate library chosen, for a complete gate library it is obviously exponential in
the number of input wires to the circuit (this is guaranteed by Corollary 34), and in fact must be at
least doubly-exponential in the number of input wires (that is, exponential in the size of the truth
table). Scalability issues, therefore, restrict this approach to small problems. On the other hand,
given that the state of the art in quantum computing is largely limited by ten qubits, such small
circuits are of interest to physicists building quantum computing devices.
5 Quantum Search Applications
Quantum computation is necessarily reversible, and quantum circuits generalize their reversible
counterparts in the classical domain [14]. Instead of wires, information is stored on qubits, whose
states we write as |0〉 and |1〉 instead of 0 and 1. There is an added complexity — a qubit can be in
a superposition state that combines |0〉 and |1〉. Specifically, |0〉 and |1〉 are thought of as vectors
of the computational basis, and the value of a qubit can be any unit vector in the space they span.
The scenario is similar when considering many qubits at once: the possible configurations of the
corresponding classical system (bit-strings) are now the computational basis, and any unit vector
in the linear space they span is a valid configuration of the quantum system. Just as the classical
configurations of the circuit persist as basis vectors of the space of quantum configurations, so
too classical reversible gates persist in the quantum context. Non-classical gates are allowed, in
fact, any (invertible) norm-preserving linear operator is allowed as a quantum gate. However,
quantum gate libraries often have very few non-classical gates [14]. An important example of a
non-classical gate (and the only one used in this paper) is the Hadamard gate H . It operates on
one qubit, and is defined as follows: H|0〉 = 1√2(|0〉+ |1〉), and H|1〉=
1√
2(|0〉− |1〉). Note that
because H is linear, giving the images of the computational basis elements defines it completely.
During the course of a computation, the quantum state can be any unit vector in the linear space
spanned by the computational basis. However, a serious limitation is imposed by quantum mea-
surement, performed after a quantum circuit is executed. A measurement non-deterministically
collapses the state onto some vector in a basis corresponding to the measurement being performed.
The probabilities of outcomes depend on the measured state — basis vectors [nearly] orthogonal
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Figure 10: A high-level schematic of Grover’s search algorithm.
to the measured state are least likely to appear as outcomes of measurement. If H|0〉 were mea-
sured in the computational basis, it would be seen as |0〉 half the time, and |1〉 the other half.
Despite this limitation, quantum circuits have significantly more computational power than
classical circuits. In this work, we consider Grover’s search algorithm, which is faster than any
known non-quantum algorithm for the same problem [6]. Figure 10 outlines a possible implemen-
tation of Grover’s algorithm. It begins by creating a balanced superposition of 2n n-qubit states
which correspond to the indexes of the items being searched. These index states are then repeat-
edly transformed using a Grover operator circuit, which incorporates the search criteria in the
form of a search-specific predicate f (x). This circuit systematically amplifies the search indexes
that satisfy f (x) = 1 until a final measurement identifies them with high probabliity.
A key component of the Grover operator is a so-called “oracle” circuit that implements a
search-specific predicate f (x). This circuit transforms an arbitrary basis state |x〉 to the state
(−1) f (x)|x〉. The oracle is followed by (i) several Hadamard gates, (ii) a subcircuit which flips the
sign on all computational basis states other than |0〉, and (iii) more Hadamard gates. A sample
Grover-operator circuit for a search on 2 qubits is shown in Figure 11 and uses one qubit of
temporary storage [14]. The search space here is {0,1,2,3}, and the desired indices are 0 and
3. The oracle circuit is highlighted by a dashed line. While the portion following the oracle
is fixed, the oracle may vary depending on the search criterion. Unfortunately, most works on
Grover’s algorithm do not address the synthesis of oracle circuits and their complexity. According
to Bettelli et al. [4], this is a major obstacle for automatic compilation of high-level quantum
programs, and little help is available.
Lemma 36 [14] With one temporary storage qubit, the problem of synthesizing a quantum circuit
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Figure 11: A Grover-operator circuit with oracle highlighted.
that transforms computational basis states |x〉 to (−1) f (x)|x〉 can be reduced to a problem in the
synthesis of classical reversible circuits.
Proof: Define the permutation pi f by pi f (x,y) = (x,y⊕ f (x)), and define a unitary operator
U f by letting it permute the states of the computational basis according to pi f . The additional
qubit is initialized to |−〉 = H|1〉 so that U f |x,−〉 = (−1) f (x)|x,−〉. If we now ignore the value
of the last qubit, the system is in the state (−1) f (x)|x〉, which is exactly the state needed for
Grover’s algorithm. Since a quantum operator is completely determined by its behavior on a
given computational basis, any circuit implementing pi f implements U f . As reversible gates may
be implemented with quantum technology, we can synthesize U f as a reversible logic circuit.
Quantum computers implemented so far are severely limited by the number of simultaneously
available qubits. While n qubits are necessary for Grover’s algorithm, one should try to minimize
the number of additional temporary storage qubits. One such qubit is required by Lemma 36 to
allow classical reversible circuits to alter the phase of quantum states.
Corollary 37 For permutations pi f (x,y) = (x,y⊕ f (x)), such that {x : f (x) = 1} has even car-
dinality, no more temporary storage is necessary. For the remaining pi f , we need an additional
qubit of temporary storage.
Proof: The permutation pi f swaps (x,y) with (x,y⊕ f (x)), and therefore performs one trans-
position for each element of {x : f (x) = 1}. It is therefore even exactly when this set has even
cardinality. The lemma follows from Corollary 13.
Given pi f , we can use the algorithm of Section 4 to construct an optimal circuit for it. Table
2 gives the optimal circuit sizes of functions pi f corresponding to 3-input 1-output functions f
(“3+1 oracles”) which can be synthesized on four wires. These circuits are significantly smaller
than many optimal circuits on four wires. This is not surprising, as they perform less computation.
In Grover oracle circuits, the main input lines preserve their input values and only the tem-
porary storage lines can change their values. Therefore, Travaglione et al. [21] studied circuits
where some lines cannot be changed even at intermediate stages of computation. In their termi-
nology, a circuit with k lines that we are allowed to modify and an arbitrary number of read-only
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Circuit Size 0 1 2 3 4 5 6 7 Total
No. of circuits 1 7 21 35 35 24 4 1 128
Table 2: Optimal 3+1 oracle circuits for Grover’s search.
lines is called a k-bit ROM-based circuit. They show how to compute permutation pi f arising
from a Boolean function f using a 1-bit quantum ROM-based circuit, and prove that if only clas-
sical gates are allowed, two writable bits are necessary. Two bits are sufficient if the CNT gate
library is used. The synthesis algorithms of Travaglione et al. [21] rely on XOR sum-of-products
decompositions of f . We outline their method in a proof of the following result.
Lemma 38 [21] There exists a reversible 2-bit ROM-based CNT-circuit computing (x,a,b) →
(x,a,b⊕ f (x)), where x is a k-bit input. If a function’s XOR decomposition consists of only one
term, let k be the number of literals appearing (without complementation). If k > 0 then 3·2k−1−2
gates are required.
Proof: Assume we are given an XOR sum-of-products decomposition of f . Then it suffices to
know how to transform (x,a,b)→ (x,a,b⊕ p) for an arbitrary product of uncomplemented literals
p, because then we can add the terms in an XOR decomposition term by term. So, without loss
of generality, let p = x1 . . .xm. Denote by T (a,b;c) a T gate with controls on a,b and inverter on
c. Similarly, denote by C(a;b) a C gate with control on a and inverter on b. Number the ROM
wires 1 . . .k, and the non-ROM wires k+ 1 and k+ 2. Let us first suppose that there is at least
one uncomplemented literal, and put a C(1;k+ 2) on the circuit; note that C(1;k+ 2) applied to
the input (x,a,b) gives (x,a,b⊕ x1). We will write this as C(1;k+ 2) : (x,a,b) → (x,a,b⊕ x1),
and denote this operation by W1. Then, we define the circuit W ′2 as the sequence of gates T (2,k+
2;k+1)W0T (2,k+2;k+1)W0 , and one can check that W ′2 : (x,a,b)→ (x,a⊕ x1x2,b). We define
W2 by exchanging the wires k+ 1 and k+ 2; clearly W2 : (x,a,b)→ (x,a,b⊕ x1x2). In general,
given a circuit Wl : (x,a,b⊕ x1 . . .xl−1)→ (x,a⊕ x1 . . .xl), we define W ′l+1 = T (l + 1,k+ 2;k +
1)WlT (l + 1,k + 2;k + 1)Wl ; one can check that W ′l+1 : (x,a,b) → (x,a⊕ x1 . . .xl+1,b). Define
Wl+1 by exchanging the wires k+1 and k+2; then clearly Wl+1 : (x,a,b)→ (x,a,b⊕ x1 . . .x1+1).
By induction, we can get as many uncomplemented literals in this product as we like.
The heuristic presented above has the property that none of its gates has more than one control
bit on a ROM bit. Indeed, Travaglione et al. [21] had restricted their attention to circuits with
precisely this property. However, they note [21] that their results do not depend on this restriction.
We applied the construction of Lemma 38 to all 256 functions implementable in 2-bit ROM-
based circuits with 3 bits of ROM. The circuit size distribution is given in the line labeled XOR
in Table 3. In comparing with circuits lengths resulting from our synthesis algorithm of Section
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Size 0 1 2 3 4 5 6 7 8 9 10 11 12 13
XOR 1 4 6 4 4 12 18 12 6 12 19 16 10 8
OPT T 1 4 6 4 4 12 21 24 29 33 44 46 22 5
OPT 1 7 21 35 36 28 28 36 35 21 7 1 0 0
Size 14 15 16 17 18 19 20 21 22 23 24 25 26
XOR 10 16 19 12 6 12 18 12 4 4 6 4 1
OPT T 1 0 0 0 0 0 0 0 0 0 0 0 0
OPT 0 0 0 0 0 0 0 0 0 0 0 0 0
Table 3: Circuit size distribution of 3+2 ROM-based circuits synthesized using various algorithms.
4, we consider two cases. First, in the OPT T line, we only look at circuits satisfying the restric-
tion mentioned above. Then, in the OPT line, we relax this restriction and give the circuit size
distribution for optimal circuits.2
Most functions computable by a 2-bit ROM-based circuit actually require two writeable bits
[21]. Whether or not a given function can be computed by a 1-bit ROM-based CNT-circuit, can
be determined by the following constructive procedure. Observe that gates in 1-bit ROM circuits
can be reordered arbitrarily, as no gate affects the control bits of any other gate. Thus, whether
or not a C or T gate flips the controlled bit, depends only on the circuit inputs. Furthermore,
multiple copies of the same gate on the same wires cancel out, and we can assume that at most
one is present in an optimal circuit. A synthesis procedure can then check which gates are present
by applying the permutation on every possible input combination with zero, one, or two 1s in its
binary expansion. (Again, we have relaxed the restriction that only 1 control may be on a ROM
wire). If the value of the function is 1, the circuit needs an N, C or T gate controlled by those bits.
Observe that adding the S gate to the gate library during k + 1 ROM synthesis will never
decrease circuit sizes — no two wires can be swapped since at least one of them is a ROM wire.
In the case of k+ 2 ROM synthesis, only the two non-ROM wires can be swapped, and one of
them must be returned to its initial value by the end of the computation. We ran an experiment
comparing circuit lengths in the 3+2 ROM-based case and found no improvement in circuit sizes
upon adding the S gate, but we have been unable to prove this in the general case.
2Using a circuit library with ≤ 6 gates (191Mb file, 1.5 min to generate), the OPT line takes 5 min to generate. The
use of a 5-gate library improved the runtimes by at least 2x if we do not synthesize the only circuit of size 11. For the OPT
T line, we first find the 250 optimal circuits of size ≤ 12 (15 min) using a 6-gate library (61Mb, 5min). The remaining 6
functions were synthesized in 5 min with a 7-gate library (376Mb, 10 min). This required more than 1Gb of RAM.
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6 Conclusions
We have explored a number of promising techniques for synthesizing optimal and near-optimal
reversible circuits that require little or no temporary storage. In particular, we have proven that ev-
ery even permutation function can be synthesized without temporary storage using the CNT gate
library. Similarly, any permutation, even or odd, can be synthesized with up to one bit of tem-
porary storage. We have recently discovered that A. DeVos has independently demonstrated this
result, however, his proof relies on non-trivial group-theoretic notions and resorts to a computer
algebra package for a special case. [5] We give a much more elementary analysis, and moreover
our proof techniques are sufficiently constructive to be interpreted as a synthesis heuristic. We
have also derived various equivalences among CNT-circuits that are useful for synthesis purposes,
and given a decomposition of a CNT-circuit into a T|C|T|N-circuit.
To further investigate the structure of reversible circuits, we developed a method for syn-
thesizing optimal reversible circuits. While this algorithm scales better than its counterparts for
irreversible computation [11], its runtime is still exponential. Nonetheless, it can be used to study
small problems in detail, which may be of interest to physicists building quantum computing de-
vices because the current state of the art is largely limited by 10 qubits. One might think that an
exhaustive search procedure would suffice for small problems, but in fact, even for three-input
circuits, an exhaustive search is nowhere near finished after 15 hours; our procedure terminates in
minutes. Our experimental data about all optimal reversible circuits on three wires using various
subsets of the CNTS library reveal some interesting characteristics of optimal reversible circuits.
Such statistics, extrapolated to larger circuits, can be used in the future to guide heuristics, and
may suggest new theorems about reversible circuits.
Finally, we have applied our optimal synthesis tool to the design of oracle circuits for a key
quantum computing application, Grover’s search algorithm, and obtained much smaller circuits
than previous methods. Ultimately, we aim to extend the proposed methods to handle larger and
more general circuits, with the eventual goal of synthesizing quantum circuits containing dozens
of qubits.
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